10/031117

FILED UNDER 35 U.S.C. 371

BEST AVAILABLE COPY

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10031117	01/16/2002	438	257	2827 ~~2812~~	TRINH

**APPLICANTS: Kobayashi Takashi; Goto Yasushi; Kure Tokuo; Kurata Hideaki; Kume Hitoshi; Kimura Katsutaka; Saeki Syunichi;

**CONTINUING DATA VERIFIED:
THIS APPLICATION IS A 371 OF PCT/JP00/06140 08/08/2000

** FOREIGN APPLICATIONS VERIFIED:
JAPAN 11-257990 09/10/1999

PG-PUB	DO NOT PUBLISH ☐	RESCIND ☐	
Foreign priority claimed	☐ yes ☐ no		ATTORNEY DOCKET NO
35 USC 119 conditions met	☐ yes ☐ no		XA-9593
Verified and Acknowledged Examiners's intials			

TITLE : Integrated circuit and method of manufacture thereof

U.S.DEPT. OF COMM./PAT.& TM-PTO-436L(Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE			DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg. / Print Fig.
		Primary Examiner		
☐ TERMINAL		PREPARED FOR ISSUE	Application Examiner	